Follow
Enrique Alvarez-Fontecilla
Title
Cited by
Cited by
Year
Syllogistic with Indefinite Terms
E Alvarez, M Correia
History and Philosophy of Logic 33 (4), 297-306, 2012
302012
Conversion and Opposition: Traditional and Theoretical Formulations
E Alvarez, M Correia
New Dimensions of the Square of Opposition [Jean-Yves Béziau and Stamatios …, 2017
25*2017
Performance of Fully Instrumented Detector Planes of the Forward Calorimeter of a Linear Collider Detector
H Abramowicz, A Abusleme, K Afanaciev, J Aguilar, E Alvarez, D Avila, ...
Journal of Instrumentation 10 (5), P05009, 2015
252015
High-Density Redox Amplified Coulostatic Discharge-Based Biosensor Array
AC Sun, E Alvarez-Fontecilla, AG Venkatesh, E Aronoff-Spencer, DA Hall
IEEE Journal of Solid-State Circuits 53 (7), 2054-2064, 2018
202018
Optimal CCD Readout by Digital Correlated Double Sampling
C Alessandri, A Abusleme, D Guzman, I Passalacqua, ...
Monthly Notices of the Royal Astronomical Society 455 (2), 1443-1450, 2016
182016
Noise Power Normalisation: Extension of Technique for Noise Analysis
E Alvarez, A Abusleme
Electronics Letters 48 (8), 430-432, 2012
182012
Noise Analysis in Pulse-Processing Discrete-Time Filters
D Avila, E Alvarez, A Abusleme
IEEE Transactions on Nuclear Science 60 (6), 4634-4640, 2013
162013
Noise in Charge Amplifiers—A Approach
E Alvarez, D Avila, H Campillo, A Dragone, A Abusleme
IEEE Transactions on Nuclear Science 59 (5), 2457-2462, 2012
162012
A Time Amplifier Assisted Frequency-to-Digital Converter Based Digital Fractional- PLL
E Helal, E Alvarez-Fontecilla, AI Eissa, I Galton
IEEE Journal of Solid-State Circuits, 2021
102021
Canonical Syllogistic Moods in Traditional Aristotelian Logic
E Alvarez-Fontecilla
Logica Universalis 10 (4), 517-531, 2016
72016
Delta-Sigma FDC Enhancements for FDC-Based Digital Fractional- PLLs
E Alvarez-Fontecilla, AI Eissa, E Helal, C Weltin-Wu, I Galton
IEEE Transactions on Circuits and Systems I: Regular Papers, 2020
62020
A 64×64 High-Density Redox Amplified Coulostatic Discharge-Based Biosensor Array in 180nm CMOS
A Sun, E Alvarez-Fontecilla, AG Venkatesh, E Aronoff-Spencer, DA Hall
ESSCIRC 2017-43rd IEEE European Solid State Circuits Conference, 368-371, 2017
62017
Multi-Rate DEM with Mismatch-Noise Cancellation for DCOs in Digital PLLs
E Alvarez-Fontecilla, C Venerus, I Galton
IEEE Transactions on Circuits and Systems I: Regular Papers 65 (10), 3125-3137, 2018
52018
Spectral Breathing and Its Mitigation in Digital Fractional-N PLLs
E Alvarez-Fontecilla, E Helal, AI Eissa, I Galton
IEEE Journal of Solid-State Circuits 56 (10), 3191-3201, 2021
42021
Aristotelian logic axioms in propositional logic: The pouch method
E Alvarez-Fontecilla, T Lungenstrass
History and Philosophy of Logic 40 (1), 12-21, 2019
42019
Theoretical Framework and Simulation Results for Implementing Weighted Multiple Sampling in Scientific CCDs
C Alessandri, D Guzman, A Abusleme, D Avila, E Alvarez, H Campillo, ...
arXiv preprint arXiv:1510.09105, 2015
32015
Passive Reference-Sharing SAR ADC
E Alvarez-Fontecilla, A Abusleme
Microelectronics Journal 46 (8), 750-757, 2015
32015
A Non-Linearity Compensation Technique for Charge-Redistribution SAR ADCs
E Alvarez-Fontecilla, A Abusleme
2019 IEEE Latin American Test Symposium (LATS), 1-4, 2019
22019
Digital Assistance for Energy Reduction in ADCs Using a Simple Signal Prediction Algorithm
D Avila, E Alvarez, A Abusleme
2014 IEEE 5th Latin American Symposium on Circuits and Systems, 1-3, 2014
22014
Understanding High-Resolution Dynamic Element Matching DACs [Feature]
E Alvarez-Fontecilla, PS Wilkins, SC Rose
IEEE Circuits and Systems Magazine 23 (4), 34-43, 2023
12023
The system can't perform the operation now. Try again later.
Articles 1–20