Andrew Canis
Andrew Canis
Verified email at eecg.utoronto.ca - Homepage
Title
Cited by
Cited by
Year
LegUp: high-level synthesis for FPGA-based processor/accelerator systems
A Canis, J Choi, M Aldham, V Zhang, A Kammoona, JH Anderson, ...
Proceedings of the 19th ACM/SIGDA international symposium on Field …, 2011
6602011
A survey and evaluation of FPGA high-level synthesis tools
R Nane, VM Sima, C Pilato, J Choi, B Fort, A Canis, YT Chen, H Hsiao, ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2015
4612015
LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems
A Canis, J Choi, M Aldham, V Zhang, A Kammoona, T Czajkowski, ...
ACM Transactions on Embedded Computing Systems (TECS) 13 (2), 1-27, 2013
3622013
Modulo SDC scheduling with recurrence minimization in high-level synthesis
A Canis, SD Brown, JH Anderson
2014 24th International Conference on Field Programmable Logic and …, 2014
782014
Impact of cache architecture and interface on performance and area of FPGA-based processor/parallel-accelerator systems
J Choi, K Nam, A Canis, J Anderson, S Brown, T Czajkowski
2012 IEEE 20th International Symposium on Field-Programmable Custom …, 2012
752012
Impact of FPGA architecture on resource sharing in high-level synthesis
S Hadjis, A Canis, JH Anderson, J Choi, K Nam, S Brown, T Czajkowski
Proceedings of the ACM/SIGDA international symposium on Field Programmable …, 2012
622012
From software to accelerators with LegUp high-level synthesis
A Canis, J Choi, B Fort, R Lian, Q Huang, N Calagar, M Gort, JJ Qin, ...
2013 International Conference on Compilers, Architecture and Synthesis for …, 2013
592013
The effect of compiler optimizations on high-level synthesis for FPGAs
Q Huang, R Lian, A Canis, J Choi, R Xi, S Brown, J Anderson
2013 IEEE 21st Annual International Symposium on Field-Programmable Custom …, 2013
592013
Multi-pumping for resource reduction in FPGA high-level synthesis
A Canis, JH Anderson, SD Brown
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 194-197, 2013
422013
The effect of compiler optimizations on high-level synthesis-generated hardware
Q Huang, R Lian, A Canis, J Choi, R Xi, N Calagar, S Brown, J Anderson
ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8 (3), 1-26, 2015
412015
Automating the design of processor/accelerator embedded systems with legup high-level synthesis
B Fort, A Canis, J Choi, N Calagar, R Lian, S Hadjis, YT Chen, M Hall, ...
2014 12th IEEE International Conference on Embedded and Ubiquitous Computing …, 2014
392014
Low-cost hardware profiling of run-time and energy in FPGA embedded processors
M Aldham, J Anderson, S Brown, A Canis
ASAP 2011-22nd IEEE International Conference on Application-specific Systems …, 2011
282011
Profiling-driven multi-cycling in FPGA high-level synthesis
S Hadjis, A Canis, R Sobue, Y Hara-Azumi, H Tomiyama, J Anderson
2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 31-36, 2015
182015
Legup high-level synthesis
A Canis, J Choi, B Fort, B Syrowik, RL Lian, YT Chen, H Hsiao, J Goeders, ...
FPGAs for Software Programmers, 175-190, 2016
162016
Accelerating memcached on aws cloud fpgas
J Choi, R Lian, Z Li, A Canis, J Anderson
Proceedings of the 9th International Symposium on Highly-Efficient …, 2018
82018
Legup: open-source high-level synthesis research framework
AC Canis
University of Toronto (Canada), 2015
72015
From C to Blokus Duo with LegUp high-level synthesis
JC Cai, R Lian, M Wang, A Canis, J Choi, B Fort, E Hart, E Miao, Y Zhang, ...
2013 International Conference on Field-Programmable Technology (FPT), 486-489, 2013
62013
High-level synthesis (HLS) method and apparatus to specify pipeline and spatial parallelism in computer hardware
J Choi, R Lian, AC Canis, JH Anderson
US Patent 10,579,762, 2020
12020
High-level synthesis with LegUp: a crash course for users and researchers
JH Anderson, SD Brown, A Canis, J Choi
Proceedings of the ACM/SIGDA international symposium on Field programmable …, 2013
12013
High-level synthesis (hls) method and apparatus to specify parallelism in computer hardware
J Choi, R Lian, AC Canis, JH Anderson, MR Soliman
US Patent App. 17/338,266, 2021
2021
The system can't perform the operation now. Try again later.
Articles 1–20